

# NISIN

## 触摸显示模组产品规格承认书

Display Module Specifications for Approval

|                |               |                |                  |               |                |
|----------------|---------------|----------------|------------------|---------------|----------------|
| 客户：<br>客户型号：   |               |                | 5.45 HD 720*1440 |               |                |
| 批准<br>APPROVED | 审核<br>CHECKED | 拟制<br>DESIGNED | 批准<br>APPROVED   | 审核<br>CHECKED | 拟制<br>DESIGNED |
|                |               |                |                  |               |                |





## 目录

|  |    |
|--|----|
| 1.产品规格 (Product Specifications)                      | 4  |
| 2.产品图纸 (Product Drawings)                            | 5  |
| 3.接口定义 (The Interface Definition)                    | 6  |
| 4.电性特性 (Electrical Characteristics)                  | 8  |
| 5. 可靠性实验测试 (Reliability Test Conditions And Methods) | 16 |
| 6. 光电参数 (Optical Characteristics)                    | 18 |
| 7.检验标准 (Inspection standard)                         | 19 |

## 1.产品规格 (Product Specifications)

|                             |                                   |
|-----------------------------|-----------------------------------|
| 面板类型 (Panel Type)           | TFT LCD                           |
| 面板尺寸 (Panel Size)           | 5.45 inch                         |
| 显示类型 (Display Type)         | Normal Black                      |
| 分辨率 (Resolution)            | 720 (RGB) x 1440 (dot)            |
| 显示点间距 (Dot Pitch)           | 0.02865mm X 0.08595mm             |
| 显示色彩 (color)                | 16.7M                             |
| 视角 (View Angle)             | U/D/L/R: 80/80/80/80              |
| 显示驱动 IC (Display Driver IC) | ST7703                            |
| 接口类型 (Interface Type)       | MIPI                              |
| 触摸类型 (TP Type)              | I2C                               |
| 触摸 IC (TP IC)               | GT1151QM                          |
| 外形尺寸 (Dimensions)           | 72.8(H) X 143.8(V) X 3.19(T) (mm) |
| 显示区尺寸 (Display area)        | 61.88 x 123.77 (mm)               |
| 模组亮度 (Module Brightness)    | 500cd/m <sup>2</sup>              |
| 触摸点数 Touch points           | 5                                 |
| 触摸按键 Touch Key Number       | 0                                 |
| 触摸屏固件版本                     | Version:                          |



## 3. 接口定义 (The Interface Definition)

见 CAD 图纸

## 4. 电性特性 (Electrical Characteristics)

## 7. Electrical Characteristics

### 7.1 Absolute maximum ratings

| Item                       | Symbol   | Unit | Spec. |      |           |
|----------------------------|--|------|-------|------|-----------|
|                            |  |      | Min.  | Typ. | Max.      |
| Power Supply Voltage 1     | IOVCC~VSSD   | V    | -0.3  | -    | +5.5      |
| Power Supply Voltage 2     | VCI ~ VSSA   | V    | -0.3  | -    | +6.6      |
| Power Supply Voltage 3     | VSP ~ VSSA   | V    | -0.3  | -    | +6.6      |
| Power Supply Voltage 4     | VSSA ~ VSN   | V    | -0.3  | -    | +6.6      |
| Power Supply Voltage 5     | VGH ~ VGL  | V    | -0.3  | -    | +35       |
| Logic Input Voltage        | V <sub>IN</sub>                                      | V    | -0.3  | -    | IOVCC+0.3 |
| Logic Output Voltage       | V <sub>O</sub>                                       | V    | -0.3  | -    | IOVCC+0.3 |
| Differential Input Voltage | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P,<br>DSI_D1P/DSI_D1N | V    | -0.3  | -    | 2.0       |
| Operating Temperature      | T <sub>opr</sub>                                     | °C   | -40   | -    | +85       |
| Storage Temperature        | T <sub>stg</sub>                                     | °C   | -55   | -    | +110      |

Table 7.1: Absolute Maximum Ratings

### 7.2 DC characteristics

#### 7.2.1 Basic Characteristics

| Parameter                             | Symbol           | Conditions               | Spec.    |      |          | Unit |
|---------------------------------------|------------------|--------------------------|----------|------|----------|------|
|                                       |                  |                          | Min.     | Typ. | Max.     |      |
| <b>Power &amp; Operating Voltages</b> |                  |                          |          |      |          |      |
| Logic Operating voltage               | IOVCC            | I/O supply voltage       | 1.65     | 1.8  | 2.0      | V    |
| Analog Operating voltage              | VCI              | Operation voltage        | 2.5      | -    | 6.2      |      |
| <b>Input / Output</b>                 |                  |                          |          |      |          |      |
| Logic High level input voltage        | V <sub>IH</sub>  | -                        | 0.7IOVCC | -    | IOVCC    | V    |
| Logic Low level input voltage         | V <sub>IL</sub>  | -                        | VSSD     | -    | 0.3IOVCC |      |
| Logic High level output voltage       | V <sub>OH</sub>  | I <sub>OH</sub> = -1.0mA | 0.8IOVCC | -    | IOVCC    |      |
| Logic Low level output voltage        | V <sub>OL</sub>  | I <sub>OL</sub> = +1.0mA | VSSD     | -    | 0.2IOVCC |      |
| Input leakage current                 | I <sub>IL</sub>  | -                        | -1       | -    | 1        | μA   |
| <b>DC/DC Converter Operation</b>      |                  |                          |          |      |          |      |
| VSP booster voltage                   | VSP              | I <sub>VSP</sub> =1mA    | 4.5      | -    | 6.2      | V    |
| VSN booster voltage                   | VSN              | I <sub>VSN</sub> =-1mA   | -6.2     | -    | -4.5     |      |
| VGH booster voltage                   | VGH              | I <sub>vgh</sub> =1mA    | 10       | -    | 20       |      |
| VGL booster voltage                   | VGL              | I <sub>vgl</sub> =-1mA   | -15      | -    | -7.5     |      |
| VGH and VGL difference                | VGH-VGL          | -                        | -        | -    | 32       |      |
| Oscillator tolerance                  | OSC              | 25°C                     | -3       | -    | 3        | %    |
| <b>Source Driver</b>                  |                  |                          |          |      |          |      |
| Gamma reference voltage               | VSPR             | -                        | 3.3      | -    | 5.6      | V    |
|                                       | VSNR             | -                        | -5.6     | -    | -3.3     |      |
| Output voltage deviation              | DVOS             | VSSD+1.0 ~ VSPROUT-1.0   | -        | -    | +/- 20   | mV   |
|                                       |                  | VSSD+0.1V ~ VSSD+1.0     | -        | -    | +/- 50   |      |
|                                       |                  | VSPR-1.0 ~ VSPR-0.1V     | -        | -    | +/- 50   |      |
| Output offset voltage                 | V <sub>off</sub> | -                        | -        | -    | +/-50    | mV   |

7.2.2 DSI DC Characteristics

LP Mode

| Parameter                       | Symbol          | Conditions            | Spec. |      |      | Unit    |
|---------------------------------|-----------------|-----------------------|-------|------|------|---------|
|                                 |                 |                       | Min.  | Typ. | Max. |         |
| Logic high level input voltage  | $V_{IHLPD}$     | LP-CD                 | 450   | -    | 1350 | mV      |
| Logic low level input voltage   | $V_{ILLPCD}$    | LP-CD                 | 0     | -    | 200  | mV      |
| Logic high level input voltage  | $V_{IHLPRX}$    | LP-RX(CLK, D0)        | 880   | -    | 1350 | mV      |
| Logic low level input voltage   | $V_{ILLPRX}$    | LP-RX(CLK, D0)        | 0     | -    | 550  | mV      |
| Logic low level input voltage   | $V_{ILLPRXULP}$ | LP-RX(CLK ULP mode)   | 0     | -    | 300  | mV      |
| Logic high level output voltage | $V_{OHLPTX}$    | LP-TX(D0)             | 1.1   | -    | 1.3  | V       |
| Logic low level output voltage  | $V_{OLLPTX}$    | LP-TX(D0)             | -50   | -    | 50   | mV      |
| Logic high level input current  | $I_{IH}$        | LP-CD, LP-RX          | -     | -    | 10   | $\mu$ A |
| Logic low level input current   | $I_{IL}$        | LP-CD, LP-RX          | -10   | -    | -    | $\mu$ A |
| Input pulse rejection           | SGD             | DSI-CLK+/-, DSI-D0+/- | -     | -    | 300  | Vps     |



Figure 7.1: Input glitch rejections of low-power receivers



## High Speed Mode

| Parameter  | Symbol                          | Conditions                       | Spec. |      |      | Unit     |
|--|---------------------------------|----------------------------------|-------|------|------|----------|
|  |                                 |                                  | Min.  | Typ. | Max. |          |
| Input common mode  | $V_{CMCLK}$<br>$V_{CMDATA}$     | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | 70    | -    | 330  | mV       |
| Input common mode variation<br><450 MHz                  | $V_{CMRCLKL}$<br>$V_{CMRDATAL}$ | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -50   | -    | 50   | mV       |
| Input common mode variation<br>>450 MHz                  | $V_{CMRCLKM}$<br>$V_{CMRDATAM}$ | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -     | -    | 100  | mV       |
| Low-level differential input<br>threshold                | $V_{THCLK}$<br>$V_{THDATA}$     | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -70   | -    | -    | mV       |
| High-level differential input<br>threshold               | $V_{THCLK}$<br>$V_{THDATA}$     | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -     | -    | 70   | mV       |
| Single ended input low voltage                           | $V_{ILHS}$                      | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -40   | -    | -    | mV       |
| Single ended input high voltage                          | $V_{IHHS}$                      | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -     | -    | 460  | mV       |
| Differential input termination<br>resistor               | $R_{TERM}$                      | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | 80    | 100  | 125  | $\Omega$ |
| Single-ended threshold voltage<br>for termination enable | $V_{TERMEN}$                    | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -     | -    | 450  | mV       |
| Termination capacitor                                    | $C_{TERM}$                      | DSI_CP/DSI_CN<br>DSI_D0P/DSI_D0P | -     | -    | -    | pF       |




Figure 7.2: Differential voltage range and Command mode voltage

## 7.3.2 DSI Interface Timing Characteristics

High Speed Mode




Figure 7.4: DSI clock timing Characteristics




Figure 7.5: Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, TA = -30 to 70°C)

| Signal            | Item                             | Symbol                     | Spec.     |      |         | Unit |
|-------------------|----------------------------------|----------------------------|-----------|------|---------|------|
|                   |                                  |                            | Min.      | Typ. | Max.    |      |
| DSI_CP/<br>DSI_CN | Double UI instantaneous          | $2xU_{INST}$               | TBD       | -    | 25      | ns   |
|                   | UI instantaneous                 | $U_{INSTA}$<br>$U_{INSTB}$ | TBD       | -    | 12.5    | ns   |
| DP/DN             | Data to clock setup time         | $T_{DS}$                   | $0.15xUI$ | -    | -       | ps   |
|                   | Data to clock hold time          | $T_{DH}$                   | $0.15xUI$ | -    | -       | ps   |
| DSI_CP/<br>DSI_CN | Differential rise time for clock | $T_{DRTCLK}$               | 150       | -    | $0.3UI$ | ps   |
|                   | Differential fall time for clock | $T_{DFTCLK}$               | 150       | -    | $0.3UI$ | ps   |
| DP/DN             | Differential rise time for data  | $T_{DRTDATA}$              | 150       | -    | $0.3UI$ | ps   |
|                   | Differential fall time for data  | $T_{DFTDATA}$              | 150       | -    | $0.3UI$ | ps   |

Low Power Mode




Figure 7.6: BTA from HOST to Display Module Timing




Figure 7.7: BTA from Display Module Timing to HOST


(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, TA = -30 to 70°C)

| Signal              | Item  | Symbol               | Spec.               |      |                     | Unit |
|---------------------|---|----------------------|---------------------|------|---------------------|------|
|                     |   |                      | Min.                | Typ. | Max.                |      |
| DSI_D0P/<br>DSI_D0P | Length of LP-00/LP01/LP10/LP11<br>Host → Display module | T <sub>LPXM</sub>    | 50                  | -    | -                   | ns   |
|                     | Length of LP-00/LP01/LP10/LP11<br>Display module → Host | T <sub>LPXD</sub>    | 50                  | -    | -                   | ns   |
|                     | Time-out before the MPU start driver                    | T <sub>TA-SURE</sub> | T <sub>LPXD</sub>   | -    | 2xT <sub>LPXD</sub> | ns   |
|                     | Time to drive LP-00 by display module                   | T <sub>TA-GET</sub>  | 5xT <sub>LPXD</sub> | -    | -                   | ns   |
|                     | Time to drive LP-00 after turnaround request<br>Host    | T <sub>TAGO</sub>    | 4xT <sub>LPXD</sub> | -    | -                   | ns   |

Table 7.4: DSI Low Power Mode Characteristics




## DSI BURSTS



| Signal              | Item  | Symbol                  | Spec.               |      |         | Unit |
|---------------------|---|-------------------------|---------------------|------|---------|------|
|                     |   |                         | Min.                | Typ. | Max.    |      |
| DSI_D0P/<br>DSI_D0P | Length of LP-00/LP01/LP10/LP11                      | T <sub>LPX</sub>        | 50                  | -    | -       | ns   |
|                     | Time to Driver LP-00 to prepare for HS transmission | T <sub>HS-PREPARE</sub> | 40+4UI              | -    | 85+6UI  | ns   |
|                     | Time to enable data receiver line termination       | T <sub>HS-TERM-EN</sub> | -                   | -    | 35+4xUI | ns   |
|                     | Time to drive LP-00 by display module               | T <sub>TA-GET</sub>     | 5xT <sub>LPXD</sub> | -    | -       | ns   |
|                     | Time to drive LP-00 after turnaround request Host   | T <sub>TAGO</sub>       | 4xT <sub>LPXD</sub> | -    | -       | ns   |


Table 7.5: DSI Low Power Mode to High Speed Mode Timing



NOTE:  
 If the last bit is HS-0, the transmitter changes from HS-0 to HS-1  
 If the last bit is HS-1, the transmitter changes from HS-1 to HS-0

| Signal              | Item  | Symbol               | Spec. |      |         | Unit |
|---------------------|---|----------------------|-------|------|---------|------|
|                     |   |                      | Min.  | Typ. | Max.    |      |
| DSI_D0P/<br>DSI_D0P | Time-Out at Display Module to Ignore Transition Period of EoT | T <sub>HS-SKIP</sub> | 40    | -    | 55+4xUI | ns   |
|                     | Time to Driver LP-11 after HS Burst                           | T <sub>HS-EXIT</sub> | 100   | -    | -       | ns   |

Table 7.6: DSI Low Power Mode to High Speed Mode Timing



| Signal            | Item   | Symbol                   | Spec.    |      |      | Unit |
|-------------------|--|--------------------------|----------|------|------|------|
|                   |  |                          | Min.     | Typ. | Max. |      |
| DSI_CP/<br>DSI_CN | Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode    | TCLK-POST                | 60+52xUI | -    | -    | ns   |
|                   | Time to drive HS differential state after last payload clock bit of a HS transmission burst                          | TCLK-TRAIL               | 60       | -    | -    | ns   |
|                   | Time to drive LP-11 after HS burst   | T <sub>HS-EXIT</sub>     | 100      | -    | -    | ns   |
|                   | Time to drive LP-00 to prepare for HS transmission   | TCLK-PREPARE             | 38       | -    | 95   | ns   |
|                   | Time-out at Clock Lane Display Module to enable HS Termination   | TCLK-TERM-EN             | -        | -    | 38   | ns   |
|                   | Minimum lead HS-0 drive period before starting Clock   | TCLK-PREPARE + TCLK-ZERO | 300      | -    | -    | ns   |
|                   | Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode | TCLK-PRE                 | 8xUI     |      |      |      |

Table 7.7: Clock Lanes High Speed Mode to/from Low Power Mode Timing

## 7.3.3 Reset input timing




Figure 7.8: Reset input timing


| Symbol | Parameter                            | Related Pins | Spec. |      |      | Note                                  | Unit |
|--------|--------------------------------------|--------------|-------|------|------|---------------------------------------|------|
|        |                                      |              | Min.  | Typ. | Max. |                                       |      |
| tRESW  | Reset low pulse width <sup>(1)</sup> | NRESET       | 10    | -    | -    | -                                     | µs   |
| tREST  | Reset complete time <sup>(2)</sup>   | -            | 15    | -    | -    | When reset applied during SLPIN mode  | ms   |
|        |                                      | -            | 120   | -    | -    | When reset applied during SLPOUT mode | ms   |

Table 7.8: Reset Input Timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

| NRESET Pulse           | Action         |
|------------------------|----------------|
| Shorter than 5 µs      | Reset Rejected |
| Longer than 10 µs      | Reset          |
| Between 5 µs and 10 µs | Reset Start    |

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for HW reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is HW reset complete time (tREST) within 15ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



- (5) It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 5.可靠性实验测试(Reliability Test Conditions And Methods)

| 序号      | 试验项目         | 试验条件及方法  | 试验设备    | 检验项目         | 检验工具            |      |        |      |         |      |         |      |         |      |         |                         |             |
|---------|--------------|--|---------|--------------|-----------------|------|--------|------|---------|------|---------|------|---------|------|---------|-------------------------|-------------|
| 1       | 高温高湿(静、动态)试验 | 温度 $60^{\circ}\text{C} \pm 3^{\circ}\text{C}$ , 湿度 $90\% \pm 3\%$ , 要求选择时间分别为 96 小时, 静、动态(产品点亮)在室温下恢复 2 小时后进行外观, 显示功能检查。   | 恒温恒湿试验机 | 检验外观、功能、抗腐蚀性 | 目视/测试架/客户样机/显微镜 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 2       | 高、低温冲击试验     | 静态 $-30^{\circ}\text{C}$ (30 分钟) $\rightarrow 80^{\circ}\text{C}$ (30 分钟) $\rightarrow -30^{\circ}\text{C}$ (30 分钟), 24 个循环, 在室温下恢复 2 小时后进行外观, 显示功能检查。   | 冷热冲击试验机 | 检验外观、功能      |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 3       | 高温贮存试验       | 常温 $70^{\circ}\text{C} + 3^{\circ}\text{C}$ 、宽温 $80^{\circ}\text{C} + / - 3^{\circ}\text{C}$ 、96 小时后在室温状态下恢复 1 小时在 2 小时内完成外观、显示功能检查。   | 烤箱      | 检验外观、功能      | 目视/测试架/客户样机     |      |        |      |         |      |         |      |         |      |         |                         |             |
| 4       | 低温贮存试验       | 常温 $-20^{\circ}\text{C} + / - 3^{\circ}\text{C}$ 、宽温 $-30^{\circ}\text{C} + / - 3^{\circ}\text{C}$ 、条件的试验箱内保存 96 小时后在室温状态下恢复 1 小时, 在 2 小时完成外观、显示功能检查, 特别注意检查是否有漏液、断线、腐蚀、偏光片不良现象。   | 低温冰箱    | 检验外观、功能      |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 5       | 低温贮存试验(动态)   | 常温 $-20^{\circ}\text{C} + / - 3^{\circ}\text{C}$ 、宽温 $-30^{\circ}\text{C} + / - 3^{\circ}\text{C}$ 条件的试验箱内点亮刷屏, 过程中每 1 小时观察一次, 检查显示功能, 如: 异常, 卡机, 花屏等。特别注意检查是否有漏液、断线、腐蚀、偏光片不良现象。   | 低温冰箱    | 检验外观、功能      | 目视/测试架/客户样机     |      |        |      |         |      |         |      |         |      |         |                         |             |
| 6       | 包装模组跌落试验     | <p>1、跌落重量及自由落体高度:<br/>(图二)</p>  <p>2、自由落体角度如下:</p> <table border="1" data-bbox="284 1545 662 1904"> <thead> <tr> <th>总重量</th> <th>自由落体高度</th> </tr> </thead> <tbody> <tr> <td>0-9kg</td> <td>92cm</td> </tr> <tr> <td>9-25kg</td> <td>76cm</td> </tr> <tr> <td>25-45kg</td> <td>53cm</td> </tr> <tr> <td>45-68kg</td> <td>46cm</td> </tr> <tr> <td>大于 68kg</td> <td>41cm</td> </tr> </tbody> </table> <p>1) 一角: A 角<br/>2) 三菱: A-B, A-D, A-C<br/>3) 六面: 面 1, 面 2, 面 3, 面 4, 面 5, 面 6;</p> | 总重量     | 自由落体高度       | 0-9kg           | 92cm | 9-25kg | 76cm | 25-45kg | 53cm | 45-68kg | 46cm | 大于 68kg | 41cm | 包装模组跌落架 | 测试电性能无异常、外观检验无破损, 无脱离现象 | 目视/测试架/客户样机 |
| 总重量     | 自由落体高度       |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 0-9kg   | 92cm         |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 9-25kg  | 76cm         |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 25-45kg | 53cm         |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 45-68kg | 46cm         |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |
| 大于 68kg | 41cm         |  |         |              |                 |      |        |      |         |      |         |      |         |      |         |                         |             |



|   |              |  |                              |  |                 |
|---|--------------|--|------------------------------|--|-----------------|
| 7 | 盐雾试验         | <p>标准条件:中性盐雾试验(NSS 试验): 5%的氯化钠盐水溶液,溶液 PH 值中性(6.5~7.2), 试验温度 <math>35 \pm 2^\circ\text{C}</math>, 盐雾的沉降率在 <math>1 \sim 2\text{ml}/80\text{cm}^2 \cdot \text{h}</math> 之间, 时间 24h。2. 其它特殊要求条件:醋酸盐雾试验(ASS 试验): 5%氯化钠溶液中配入冰醋酸,溶液 PH 值为 3 左右, 试验温度 <math>35 \pm 2^\circ\text{C}</math>, 盐雾的沉降率在 <math>1 \sim 2\text{ml}/80\text{cm}^2 \cdot \text{h}</math> 之间, 时间 24h。</p> | 盐雾试验设备                       | <p>检验外观、功能, 盐雾试验结果的判定方法, 腐蚀物出现判定法: 定性判定, 试验后功能测试应 OK, 外观观察产品无腐蚀现象产生。</p> | 目视/测试架/客户样机/显微镜 |
| 8 | ESD<br>抗静电试验 | <p>测试架测试状态下试验: 接触 4KV, 非接触(空气) 8KV 放电测试</p>  | <p>抗静电枪 (尖头接触放电, 圆头空气放电)</p> | <p>检验外观、功能</p>   | 目视/测试架          |



## 6. 光电参数 (Optical Characteristics)

### 7. OPTICAL SPECIFICATION

| Item                                       | Symbol           | Conditions   | Specifications |       |       | Unit | Note   |   |
|--|------------------|--|----------------|-------|-------|------|--|---|
|  |                  |  | Min.           | Typ.  | Max.  |      |  |   |
| Transmittance<br>(Under Clight)            | T%               | Viewing<br>normal angle<br>$\theta_x = \theta_y = 0^\circ$ | 3.08           | 3.64  | --    | %    | T% definition :<br>(w/o DBEF) & (w/o APCF)<br>(w/o Haze) & (w/o WPA)   |   |
| Contrast Ratio                             | CR               |  | 800            | 1000  | --    | --   |  |   |
| Response Time                              | $T_{on}+T_{off}$ |  | --             | 25    | 35    | ms   | All left side data are based on INX's<br>following condition -<br>1. LC : AAS<br>2. BLU : under C_light<br>3. Machine : DMS-900<br>4. $V_{LC}$ :<br>$V_{bright} \geq 4.7V$<br>$V_{dark} \leq 0.3V$ |   |
| Viewing Angle                              | Hor.             | $\theta_{x+}$  | 75             | 80    | --    | deg. |  |   |
|  |                  | $\theta_{x-}$  | 75             | 80    | --    |      |  |   |
|  | Ver.             | $\theta_{y+}$  | 75             | 80    | --    |      |  |   |
|  |                  | $\theta_{y-}$  | 75             | 80    | --    |      |  |   |
| CF Only<br>Color Chromaticity<br>(CIE1931) | Red              | $X_R$  | 0.643          | 0.663 | 0.683 | --   | Under C light simulation   |   |
|  |                  | $Y_R$  | 0.306          | 0.326 | 0.346 |      |  |   |
|  | Green            | $X_G$  | 0.257          | 0.277 | 0.297 |      |  |   |
|  |                  | $Y_G$  | 0.552          | 0.572 | 0.592 |      |  |   |
|  | Blue             | $X_B$  | 0.119          | 0.139 | 0.159 |      |  |   |
|  |                  | $Y_B$  | 0.066          | 0.086 | 0.106 |      |  |   |
|  | White            | $X_W$  | 0.278          | 0.298 | 0.318 |      |  |   |
|  |                  | $Y_W$  | 0.308          | 0.328 | 0.348 |      |  |   |
|  | Color Gamut      | CG   |                | 70    |       |      |  | % |

\*Note (1) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$

L255: Luminance of gray level 255


L 0: Luminance of gray level 0

$$CR = CR (5)$$


CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (5)

- The color chromaticity coordinates specified in Table1 shall be calculated from The spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the C/F. Measurement condition is C - light source & Halogen Lamp
- The electro-optical response time measurements shall be made as FIG.2 by switching the "data" input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is  $T_r$ , and 90% to 10% is  $T_f$ .




**Figure 1. Measurement Set Up**



**Figure 2. Response Time Testing**



## 7. 检验标准 (Inspection standard)

| 项目   | 不良定义                             | 不良现象  | 判定标准                                       |   | 检验方法                      |   |      |
|--|----------------------------------|---|--|---|---------------------------|---|------|
| 9.3.1  | 外观尺寸                             | 与图纸尺寸不相符  | NG   |   | 卡尺                        |   |      |
| 9.3.2  | 功能                               | 显示少线  | NG   |   | 目视                        |   |      |
|  |                                  | 无显示   | NG   |   | 目视                        |   |      |
|  |                                  | 显示异常  | NG   |   | 目视                        | 主 |      |
|  |                                  | TP 功能不良, 无触摸  | NG   |   | 目视/用手触摸                   | 主 |      |
| 9.3.3  | 点亮产品可见及在 LCD 或 T/P 上有擦拭不掉的点状物    | 偏光片刺伤、脏点、圆形物、黑点<br>     | LCM/总成 > 2.4 寸——6.0 寸                      |   | 目视(用菲淋卡比对)                | 次 |      |
|  |                                  |   | $\Phi \leq 0.10\text{mm}$                  | 1、10mm 间距内只允许 3 个<br>2、显示区只允许 10 个点, 超过以上任意一项则 NG |                           |   |      |
|  |                                  |   | $0.1\text{mm} < \Phi \leq 0.15\text{mm}$   | 4 (TP、屏各允许 2 个)                                   |                           |   |      |
|  |                                  |   | $0.15\text{mm} < \Phi \leq 0.2\text{mm}$   | 2 (TP、屏各允许 1 个)                                   |                           |   |      |
|  |                                  |   | $\Phi > 0.2\text{mm}$                      | NG  |                           |   |      |
| 9.3.4  | 点亮产品可见及在 LCD 或 T/P 上有擦拭不掉的线状物/刮伤 |                        | LCM/总成 0.95 寸——6.0 寸                       |   | 目视(用菲淋卡比对)                | 次 |      |
|  |                                  |   | 长(L)                                       | 宽(W)  |                           |   | 允许个数 |
|  |                                  |   | $\leq 1\text{mm}$                          | $\leq 0.03\text{mm}$                              |                           |   | 2    |
|  |                                  |   | $\leq 2\text{mm}$                          | $0.03 < W \leq 0.05\text{mm}$                     |                           |   | 1    |
|  |                                  |   | $> 2\text{mm}$                             | $> 0.05\text{mm}$                                 |                           |   | NG   |
| 两条线毛之间必须距离 5mm 以上 (0.95 寸—3.0 寸).<br>两条线毛之间必须距离 10mm 以上 (3.1 寸—6.0 寸). |                                  |   |  |   |                           |   |      |
| 9.3.5  | 偏光片气泡                            | $\Phi = (X+Y) / 2$<br> | 尺寸   | 允许个数  | 在日光台灯下撕起保护膜, 距待测物 30cm 目视 | 次 |      |
|  |                                  |   | 1、 $\Phi \leq 0.1\text{mm}$<br>2、不超过边框 1/3 | 不计 (密集不可)   |                           |   |      |
|  |                                  |   | $0.10 < \Phi \leq 0.2\text{mm}$            | 1   |                           |   |      |

|       |                 |   | $\Phi > 0.2\text{mm}$   | NG |                            |   |
|-------|-----------------|---|---|----|----------------------------|---|
|       |                 |   | 0.95 寸-2.4 寸气泡间距大于 5mm 以上<br>>2.4 寸-6.0 寸气泡间距大于 10mm 以上   |    |                            |   |
| 9.3.6 | T/P 及偏光片<br>凹凸点 | T/P:LCD 偏光片上有凹<br>凸点  | 可视区有水纹（擦拭不掉）拒<br>收<br>未进入可视区允收，客户装机<br>后不见允收  |    | 在同一视<br>角下用样<br>品比对        | 次 |
| 9.3.7 | <u>Mura</u>     | 边框四周或任一側的色<br>差、较画面深、区域云状<br>不均、固定位置之图形凹<br>陷状、封口部分较画面深<br>的半圆形、一圈圈均匀的<br>色差、线状 mura、黑画<br>面可见因 spacer 聚集产<br>生的 mura、均匀的实斜<br>线、区域性斜线、Driver<br>IC 与 TFT 匹配问题等原<br>因的 mura | 1.判定示画面为 128 灰阶画面，<br>用 ND filter 盖住 mura 位置进行<br>判定。<br>2、ND1.3（ND5%可遮盖不见）<br>3、双方若有签 限度样品，优先<br>限度样品。 |    | ND filter,<br>128 灰阶画<br>面 | 次 |